Search - fpga dsp

[Other] VLYNQ_Xilinx_FPGA

Description: 通过 VLYNQ 把 Xilinx FPGA 作为 TI DSP 的外设.rar-Through VLYNQ the Xilinx FPGA as the TI DSP peripherals. Rar
Platform: | Size: 2483200 | Author: Jimmysun | Hits:

[VHDL-FPGA-Verilog] DSP_design_based_on_FPGA

Description: 用FPGA设计DSP,2007年上海FPGA高级研修班清华博士贺光辉讲义-FPGA Design with DSP, 2007 in Shanghai FPGA advanced training classes Tsinghua notes Dr. He Guanghui
Platform: | Size: 1352704 | Author: david | Hits:

[Special Effects] video_process_base_on_DSPandFPGA

Description: 基于高速数字信号处理器(DSP) 和大规模现场可编程门阵列( FPGA) ,成功地研制了小型化、低功耗的实时视频采集、处理和显示平台. 其中的DSP 负责图像处理,其外围的全部数字逻辑功能都集成在一片FPGA 内,包括高速视频流FIFO、同步时序产生与控制、接口逻辑转换和对视频编/ 解码器进行设置的I2 C 控制核等. 通过增大FIFO 位宽、提高传输带宽,降低了占用EMIF 总线的时间利用数字延迟锁相环逻辑,提高了显示接口时序控制精度. 系统软件由驱动层、管理层和应用层组成,使得硬件管理与算法程序设计彼此分离,并能协同工作. 系统中的图像缓冲区采用了三帧的配置方案,使得该平台最终具有对PAL/ N TSC 两种制式的全分辨率彩色复合视频信号进行实时采集、显示和处理的能力.-Based on high-speed digital signal processor (DSP) and large-scale field programmable gate array (FPGA), successfully developed a smaller, low-power real-time video capture, processing and display platform. One of the DSP is responsible for image processing, all its external digital logic functions are integrated in a FPGA, including high-speed video streaming FIFO, synchronous sequential generate and control, conversion and interface logic for video encoder/decoder to set up the control of nuclear and other I2 C. through increased FIFO bit width, increase the transmission bandwidth, reducing the time occupied by EMIF bus delay phase-locked loop using digital logic,
Platform: | Size: 546816 | Author: John | Hits:

[VHDL-FPGA-Verilog] 1569154643

Description: fft implementation help for implementing in fpga and optimizing
Platform: | Size: 131072 | Author: amer | Hits:

[VHDL-FPGA-Verilog] dsp-builder-7.2-crack

Description: 5款altera的FPGA开发板原理图，详细介绍了板子的构成及功能-Altera paragraph 5 of the FPGA development board schematics, detailed information on the composition and functions of board
Platform: | Size: 5120 | Author: 张建 | Hits:

[DSP program] EMIF_COM

Description: 实现FPGA与DSP之间通信的接口,利用DSP的标准EMIF接口-the interface for TI DSP and Xilinx s FPGAs
Platform: | Size: 1147904 | Author: 贺冲 | Hits:

[DSP program] DSPFPGA

Description: 针对电梯数据采集数目较多和数据处理复杂等特点,提出了基于数字信号处理器(DSP)和现场可编程门阵列(FPGA)的电梯智能数据采集系统。在介绍了系统整体结构及各组成子模块后,给出了模块与器件之间硬件接口设计思路和架构,描述了整个系统的软件框架,设计了DSP、AD采样、网络通信和抗干扰等程序。整个系统在工程应用中易于实现,具有很好的推广价值-n accordance with the characteristic of elevator for the large number of data acquisition and handling data complicated, an el- evator data acquisition system based on digital signal processor (DSP) and field programmable gate array (FPGA) is given. After system structure and modules are introduced, the design of interfaces of the hardware and framework between modules and devices are provided, the software design used in the system is described, the DSP, AD sampling, network communication
Platform: | Size: 179200 | Author: 将建 | Hits:

[DSP program] DSP

Description: 利用TS201超高性能的计算处理能力以及FPGA支持的高速接口交换能力,实现了一种对算法的适应性强、结构扩展方便的通用信号处理板,设计了一种基于该通用信号处理板的米波雷达阵列信号处理系统,并以幅相校正、自适应旁瓣相消的算法实现为例,详细介绍了该阵列信号处理系统算法的实现方法。该系统运行稳定可靠,达到了系统的设计要求。-n this paper,multiple DSPs are adopted to design the array signal processing system.By utilizing the high processing ability of the TS201 and the high-speed data exchange ability supported by FPGA,a general array signal processing system with strong adaptability and easy-expansion ability is fulfilled for radar signal processing.Implementation of the algorithm,such as ASLC and calibration of magnitude and phase,is described in detail.The whole system works well,and meets the requirement of the system...
Platform: | Size: 429056 | Author: 将建 | Hits:

[Other] i2c_p_altera

Description: FPGA控制的AD转换程序,实现读取AD数据功能,并实现与DSP接口功能-FPGA to control the conversion process of AD, AD to read data to achieve functionality and interface with the DSP function
Platform: | Size: 1545216 | Author: zjn | Hits:

[VHDL-FPGA-Verilog] 1111111

Description: 16位定点FFT-DSP的FPGA实现-16-bit fixed-point FFT-DSP for FPGA realization
Platform: | Size: 3834880 | Author: hievery11 | Hits:

[source in ebook] verilog

Description: 数字信号处理的FPGA实现(Uwe Meyer-Baese)书中例子的Verilog代码-FPGA implementation of digital signal processing (Uwe Meyer-Baese) book example of Verilog code for
Platform: | Size: 330752 | Author: lin | Hits:

[Other] 6713_FPGA

Description: DSP+FPGA+USB2.0板子电路图 DSP是6713；FPGA是XilinxXC2S200；USB芯片是CY68013A-128AXC-DSP+ FPGA+ USB2.0 circuit board DSP is 6713 FPGA is XilinxXC2S200 USB chip is CY68013A-128AXC
Platform: | Size: 41984 | Author: Hosea | Hits:

[Program doc] FPGASSB

Description: 基于FPGA＋DSP builder的单边带调制设计与实现-Based on FPGA+ DSP builder of single-sideband modulation Design and Implementation
Platform: | Size: 1062912 | Author: 王良 | Hits:

[DSP program] DSP

Description: DSP硬件论文集，包含22篇DSP相关论文，caj格式。都是花银子买来的。 DSP与点阵式LCD显示器的接口设计.caj DSP体系结构在提高实时信号处理方面的作用.caj DSP器件的原理及应用.caj DSP在机械设备故障诊断中的应用.caj DSP应用的结构和发展方向.caj DSP技术及其应用讲座(六)──数字通信用数字调制解调器中的DSP技.caj DSP技术及其应用讲座第7讲语音识别及其DSP实现.caj DSP技术及其应用讲座第三讲数字信号处理器的发展及其特点.caj DSP技术及其应用讲座第二讲数字信号处理的理论基础.caj DSP技术的发展与应用.caj DSP结构(中).caj DSP还是微处理器.caj TMS320C2XXDSP芯片的软件开发与调试方法.caj Windows环境下DSP的开发和语音分析工具SAC.caj 一种基于DSP的高速数据获取及处理系统.caj 一种基于PC机的多DSP系统设计.caj 一种高速PC-DSP控制系统.caj 基于PLD的DSP设计方案.caj 带有DSP芯片的新型实时数字图像处理系统.caj 数字信号处理器(DSP)的发展及市场动向.caj 数字通信用数字调制解调器中的DSP技术.caj 用可再配置FPGA实现DSP功能.caj -DSP hardware, Proceedings, including the 22 DSP-related papers, caj format. Are the flowers of silver bought.
Platform: | Size: 1060864 | Author: 刘伟 | Hits:

[VHDL-FPGA-Verilog] xapp753

Description: FPGA Interface to the TMSC6000 DSP Platform Using EMIF
Platform: | Size: 1651712 | Author: jhjkhjnh | Hits:

[DSP program] DSP-FPGA1

Description: 用altium designer画的一个脉冲雷达信号源的硬件原理图。有dsp和fpga。-Altium designer painting with a pulse radar signal source hardware schematics. There dsp and fpga.
Platform: | Size: 150528 | Author: 刘勇 | Hits:

[USB develop] 42pcb

Description: 该工程是一个FPGA的开发板主要包括了FPGA芯片:EP3C25Q240C8 FPGA的配置芯片采用：EPCS16 USB芯片：CY7C68013A USB的FLASH采用：24LC64 AD芯片：AD9238 电源部分：LMS1117-3.3两块分别对USB、模拟部分和FPGA供电；LMS1117-1.2为FPGA核心电压；LMS1117-2.5为 IO口及PLL供电 9盏LED，4个开关主要完成的一个功能是高速模拟信号的采集，以及上位机传输，该板经调试可用，现已在实验室批量使用。铺铜采用了网格形式，并且将模拟部分与数字部分隔离开来。如有疑问欢迎来询：QQ150524225-The project is an FPGA development board includes an FPGA chip: EP3C25Q240C8 FPGA configuration chip: EPCS16 USB Chip: CY7C68013A USB to FLASH using: 24LC64 AD chip: AD9238 power supply: LMS1117-3.3 respectively, two USB, analog and FPGA Power LMS1117-1.2 for the FPGA core voltage LMS1117-2.5 for the IO port, and PLL power supply 9 LED, 4 switches, a main function is to complete high-speed analog signal acquisition, and the host computer transmission, the plate was debugging is available, is now used in the laboratory batch. Using a grid of copper to form, and the analog part and digital part to isolate. If in doubt welcome to inquiry: QQ150524225
Platform: | Size: 2314240 | Author: 刘卫菠 | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list

[Other] VLYNQ_Xilinx_FPGA

[VHDL-FPGA-Verilog] DSP_design_based_on_FPGA

[Special Effects] video_process_base_on_DSPandFPGA

[VHDL-FPGA-Verilog] 1569154643

[VHDL-FPGA-Verilog] dsp-builder-7.2-crack

[DSP program] EMIF_COM

[DSP program] DSPFPGA

[DSP program] DSP

[Other] i2c_p_altera

[VHDL-FPGA-Verilog] 1111111

[source in ebook] verilog

[Other] 6713_FPGA

[Program doc] FPGASSB

[DSP program] DSP

[VHDL-FPGA-Verilog] xapp753

[DSP program] DSP-FPGA1

[USB develop] 42pcb

[VHDL-FPGA-Verilog] dsp

[VHDL-FPGA-Verilog] FPGA

[Embeded-SCM Develop] GPS-receiver-prog

CodeBus www.codebus.net